Files in this item
Lattice-based scheduling for multi-FPGA systems
Item metadata
dc.contributor.author | Yu, Teng | |
dc.contributor.author | Feng, Bo | |
dc.contributor.author | Stillwell, Mark | |
dc.contributor.author | Guo, Liucheng | |
dc.contributor.author | Ma, Yuchun | |
dc.contributor.author | Thomson, John Donald | |
dc.date.accessioned | 2018-12-20T12:30:04Z | |
dc.date.available | 2018-12-20T12:30:04Z | |
dc.date.issued | 2018-12-10 | |
dc.identifier | 256719143 | |
dc.identifier | 69fde49c-1834-4285-8bba-b9050ae1933a | |
dc.identifier | 85068335533 | |
dc.identifier | 000491322000055 | |
dc.identifier.citation | Yu , T , Feng , B , Stillwell , M , Guo , L , Ma , Y & Thomson , J D 2018 , Lattice-based scheduling for multi-FPGA systems . in Proceedings of the International Conference on Field-Programmable Technology 2018, Naha, Okinawa, Japan . IEEE Press , International Conference on Field-Programmable Technology (FPT'18) , Naha, Okinawa , Japan , 10/12/18 . | en |
dc.identifier.citation | conference | en |
dc.identifier.uri | https://hdl.handle.net/10023/16738 | |
dc.description.abstract | Accelerators are becoming increasingly prevalent in distributed computation. FPGAs have been shown to be fast and power efficient for particular tasks, yet scheduling on FPGA-based multi-accelerator systems is challenging when workloads vary significantly in granularity in terms of task size and/or number of computational units required. We present a novel approach for dynamically scheduling tasks on networked multi-FPGA systems which maintains high performance, even in the presence of irregular tasks. Our topological ranking-based scheduling allows realistic irregular workloads to be processed while maintaining a significantly higher level of performance than existing schedulers. | |
dc.format.extent | 1226495 | |
dc.language.iso | eng | |
dc.publisher | IEEE Press | |
dc.relation.ispartof | Proceedings of the International Conference on Field-Programmable Technology 2018, Naha, Okinawa, Japan | en |
dc.subject | Runtime scheduling | en |
dc.subject | Lattice | en |
dc.subject | Representation | en |
dc.subject | Multi-FPGA | en |
dc.subject | QA75 Electronic computers. Computer science | en |
dc.subject | T Technology | en |
dc.subject | NS | en |
dc.subject.lcc | QA75 | en |
dc.subject.lcc | T | en |
dc.title | Lattice-based scheduling for multi-FPGA systems | en |
dc.type | Conference item | en |
dc.contributor.institution | University of St Andrews. School of Computer Science | en |
This item appears in the following Collection(s)
Items in the St Andrews Research Repository are protected by copyright, with all rights reserved, unless otherwise indicated.