



















passive on-chip networks. Our technique solves the problematic interfacing between the active (silicon) and passive (silicon nitride) components allowing the full potential of on-chip networks to be realized. Additionally, the potentially sub-dB insertion losses of these waveguides are ideal for the off-chip connections. Finally, by removing the bus waveguide from the active device layer and placing it above, the area available for electronic circuitry is maximized, while keeping the active photonics in crystalline silicon- a further advantage for front-end CMOS integration. Ultimately, the key advantages of our approach derive from the high finesse of the photonic crystal cavity. Only a high finesse cavity can combine small size, therefore low capacitance, with narrow bandwidth and large free spectral range, which singles out the photonic crystal approach as uniquely advantageous.

### **Acknowledgment**

This work was funded by the EPSRC in the UK under the UK Silicon Photonics project. Liam O'Faolain also acknowledges support from an SU2P fellowship ([www.SU2P.com](http://www.SU2P.com)). The authors are grateful to Dr. Kieran Deasy of Sheffield University for depositing Silicon Nitride. The authors would also like to thank Dr. Karl Welna and Dr. Marcello Ferrera for helping with device fabrication and acknowledge David A. B Miller for useful discussions.